#### Integrated CMOS Class-E Power Amplifier for Self-Sustaining Wireless Power Transfer system

Arturo Fajardo Jaimes <sup>1,2</sup>, Fernando Rangel de Sousa <sup>1</sup>

1- Radiofrequency Laboratory| Department of Electrical and Electronics Engineering | UFSC | Florianopolis, Brazil

2- Department of Electronics Engineering | Pontifical Xavierian University (PUJ) | Bogota, Colombia



# NO.

Agenda



Introduction Proposed design methodology PA model and proposed design Set Study case Integrated class-E PA CMOS implementation Conclusions Acknowledgment References







#### WPTn concept for implanted device autonomy



WPT node (WPTn) is an autonomous wearable WBAN node used as energy and communication solution for a passive implanted RFID tag that sense biomedical data.







# Self-sustaining WPT system power chain



The maximum available power  $(P_{avs})$  of the power supply in the implant is limited by **BOTH** the efficiency of the power chain and the  $P_{avs}$  of the Power EPS [1].



<sup>1</sup>A. Fajardo and F. Rangel de Sousa, "Ideal energy power source model and its implications on battery modeling", in *Proc. 22th IBERCHIP Workshop*, Florianopolis, Brasil. 2016, pp. 19–25.





# Integrated Class E PA as WPT driver



- Integrating a switched PA is challenging, mainly due to the low breakdown voltage of CMOS devices and the low Q of the onchip passive components.
- An WPT driver was implemented as an oscillator that drives a Class D PA in [2].
- The Class-E PA with a finite dc-feed inductance (Class-E finLDC) could be full integrated [3].

<sup>&</sup>lt;sup>3</sup>M. Acar, A. Annema, and B. Nauta, "Analytical design equations for class-e power amplifiers", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 12, pp. 2706–2717, 2007.





<sup>&</sup>lt;sup>2</sup>F. Cabrera and F. Rangel de Sousa, "A 25-dbm 1-ghz power amplifier integrated in cmos 180nm for wireless power transferring", in *Integrated Circuits and Systems Design, 2016.Proceedings*, 2016.

## **Design of Class-E finLDC**



Most of the methodologies used for designing the Class-E PA with a finite dc-feed inductance involve hard simulation work [4] or numerical method solution of nonlinear equations [5].



<sup>&</sup>lt;sup>5</sup>R. Sadeghpour and A. Nabavi, "Design procedure of quasi-class-e power amplifier for low-breakdown-voltage devices", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 5, pp. 1416–1428, 2014.



<sup>&</sup>lt;sup>4</sup>N. Sokal and A. Mediano, "Redefining the optimum rf class-e switch-voltage waveform, to correct a long-used incorrect waveform", in *IEEE MTT-S Int. Microwave Symp. Dig.*, 2013, pp. 1–3.

#### Analytic Modeling of Class-E finLDC





The first analytical model of Class-E finLDC was proposed in [3]<sup>*a*</sup> assuming ideal components and high loaded Q. In [5]<sup>*b*</sup> the switch on-resistance and the inductor resistance are taken into account, the class-E PA solution results in nonlinear analytic equations that must be solved numerically.

<sup>&</sup>lt;sup>b</sup>R. Sadeghpour and A. Nabavi, "Design procedure of quasi-class-e power amplifier for low-breakdown-voltage devices", *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 5, pp. 1416–1428, 2014.





<sup>&</sup>lt;sup>a</sup>M. Acar, A. Annema, and B. Nauta, "Analytical design equations for class-e power amplifiers", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 12, pp. 2706–2717, 2007.



A low complexity methodology for designing a CMOS class-E PA that drives an inductive link under weak coupling is proposed.

#### Step 1- Calculate Design space

Consider the model proposed in [3] for calculating the design space. Then identify the values of the key model parameters that satisfies the design constraints.







A low complexity methodology for designing a CMOS class-E PA that drives an inductive link under weak coupling is proposed.

#### Step 1- Calculate Design space

Consider the model proposed in [3] for calculating the design space. Then identify the values of the key model parameters that satisfies the design constraints.

#### Step 2 - Sizing the transistor

Simulate or measure the transistors for obtaining some technology parameters. Then estimate the transistor width using the ON-resistance and gate capacitance Trade-Off and choose the transistor length as the minimum allowed by the CMOS process.







A low complexity methodology for designing a CMOS class-E PA that drives an inductive link under weak coupling is proposed.

#### Step 1- Calculate Design space

Consider the model proposed in [3] for calculating the design space. Then identify the values of the key model parameters that satisfies the design constraints.

#### Step 2 - Sizing the transistor

Simulate or measure the transistors for obtaining some technology parameters. Then estimate the transistor width using the ON-resistance and gate capacitance Trade-Off and choose the transistor length as the minimum allowed by the CMOS process.

#### Step 3 - Calculate the matching networks

Calculate the output matching network. For impedance matching and CHIP protection.





A low complexity methodology for designing a CMOS class-E PA that drives an inductive link under weak coupling is proposed.

#### Step 1- Calculate Design space

Consider the model proposed in [3] for calculating the design space. Then identify the values of the key model parameters that satisfies the design constraints.

#### Step 2 - Sizing the transistor

Simulate or measure the transistors for obtaining some technology parameters. Then estimate the transistor width using the ON-resistance and gate capacitance Trade-Off and choose the transistor length as the minimum allowed by the CMOS process.

#### Step 3 - Calculate the matching networks

Calculate the output matching network. For impedance matching and CHIP protection.

#### Step 4 - Optimization process

For each circuit, the optimum occurs out of the nominal class-E operation. Therefore, the values computed in the previous steps are the initial point of a optimization process assisted by simulation.



# Model of the Class E PA with a finite dc-feed inductance I



CC120

$$q = \frac{1}{\omega\sqrt{L_{SH}C_{SH}}} = \frac{\omega_{SH}}{\omega}$$

$$p = \frac{\omega L_{SH}I_P}{V_{CC}} = \frac{Z_{L_{SH}}}{\sqrt{R_LR_{DC}}} = f_1(D,q)$$

$$i_R(t) = \sqrt{\frac{2P_{OUT}}{R_L}}sin(2\pi ft + \varphi); \varphi = f_2(D,q)$$

$$Q_L = \frac{\omega L_0}{R_L} = \frac{1}{\omega R_L C_e}$$
ON state  $v_{C_{SH_{on}}}(t) (0 < t < \frac{2\pi D}{\omega})$ 
Off state  $i_{soff} = 0 (\frac{2\pi D}{\omega} < t < \frac{2\pi}{\omega})$ 





# Model of the Class E PA with a finite dc-feed inductance II



Switch ON state  $v_{C_{SHon}}(t)$  ( $0 < t < \frac{2\pi D}{\omega}$ )

 $i_{C_{{\it SH}\,on}}(t)=0$ 

$$i_{L_{SHon}}(t) = rac{V_{CC}}{L_{SH}}t - I_{P}sin(\varphi)$$

$$i_{S_{on}}(t) = \frac{V_{CC}}{L_{SH}}t + I_{P}\left(\sin\left(\omega t + \varphi\right) - \sin\left(\varphi\right)\right)$$

Switch Off state  $is_{off} = 0$   $(\frac{2\pi D}{\omega} < t < \frac{2\pi}{\omega})$ 

$$i_{CSH_{off}}(t) = \frac{V_{CC}}{L_{SH}}t - \frac{1}{L_{SH}}\int_{\frac{2\pi D}{D}}^{t} v_{CSH}(\tau)d\tau + I_{P}\left(\sin\left(\omega t + \varphi\right) - \sin\left(\varphi\right)\right)$$

$$i_{L_{SHoff}}(t) = rac{V_{CC}}{L_{SH}}t - rac{1}{L_{SH}}\int\limits_{rac{2\pi D}{\omega}}^{t}v_{C_{SH}}(\tau)d au - l_{P}sin(arphi)$$

 $v_{C_{\mathsf{SHoff}}}(t) = V_{\mathsf{CC}} + C_1 \cos(q\omega t) + C_2 \sin(q\omega t) - \frac{q^2}{1-q^2} p V_{\mathsf{CC}} \cos(\omega t + \varphi)$ 







## Proposed design set I



The relations between the input parameters, the circuit element values, and the circuit specification should be known for calculating the PA design space.



These relations are referred as the design set in [6] and [7].

<sup>&</sup>lt;sup>7</sup> A. Fajardo and F. Rangel de Sousa, "Simple expression for estimating the switch peak voltage on the class-e amplifier with finite dc-feed inductance", in 2016 IEEE Latin American Symposium on Circuits and Systems (LASCAS), 2016.



<sup>&</sup>lt;sup>6</sup>M. Acar, A. Annema, and B. Nauta, "Generalized design equations for class-e power amplifiers with finite dc feed inductance", in *36th European Microwave Conference*, 2006, pp. 1308–1311.

### Proposed design set II









## Proposed design set IV



UNIVERSIDADE FEDERAL DE SANTA CATARINA

All of these gains are analytic functions of the input variables, therefore the design set can be implemented in any math software for analyzing all the involved trade-offs in the design space.



#### Study Case. Step 1 -Calculate Design space



Sweeps of  $R_L$  and q were made. Using:

<i>P</i> _ <i>rated</i>	f	P₋out	D	q
20 dBm	990 MHz	0.7 ∗ <i>P_rated</i>	50%	< 2



All the goals are simultaneously achieved (1 < q < 1.1).

 $\begin{array}{l} q = 1.1, I_{DC} \text{ limited (150 mA)} \\ q = 1, L_{SH} \text{ and } V_{DS_{max}} \text{ limited} \\ (2 \text{ nH and } 2 \text{ V}). \\ \hline \text{The } q \text{ chosen was } 1.05. \end{array}$ 

#### Modeling losses and sizing the transistors



Assuming ideal waveforms and modeling M as ideal switch and  $R_{on}$ , and  $L_{SH}$  as an ideal inductor  $R_{SH}$ :

$$P_{Loss} = P_{LSH} + P_{R_{on}} + P_{driver} = i_{Lrms}^2 R_{SH} + i_{Srms}^2 \frac{b}{W} + V_{DD}^2 f \alpha aW;$$

Where, *a* and *b* are technology parameters [8], the factor  $\alpha$  represents the capacitance excess due to the driver implementation. The transistor width that minimize  $P_{Loss}$  is:

$$W_{opt} = \frac{\sqrt{a/b}}{V_{DD}} \sqrt{\int_{0}^{\frac{1}{f}} i_{s}(t)^{2} dt} = \frac{g(D,q)}{1/\sqrt{h(D,q)}} \frac{2V_{CC}\sqrt{\frac{b}{\alpha \neq \omega}}}{R_{L}V_{DD}}$$

 $W_{opt}$  solves the trade-off between the ON-resistance and the gate capacitance. Therefore, sizing M as  $W = W_{opt}$  and L = Lmin = 180nm the PAE is maximized.

<sup>8</sup>B. R. W. Stratakos Anthony J. and S. R. Sanders, "High-efficiency low-voltage dc-dc conversion for portable applications.", in *Proc. Int. Workshop on Low-Power Design*, Napa, CA. 1994, pp. 21–27.



## **Study Case**



#### Step 2 - Estimate the transistor width

The parameters *a* and *b* were estimated by simulation using the MOS-FET model in Cadence Design Kit of the used technology ( $b = 4.3 \text{ m} \Omega \cdot$ m, a = 7.8 nF/m). In the Figure is shown W optimum as a *q* function, for D = 50%,  $R_L = 3.87 \Omega$ ,  $\alpha = 1.5$  and  $P_{out} = 140/2$  mW.



# **PA Design Methodology**



#### Step 3 - Calculate the matching networks

Calculate the matching networks  $(IM_{OUT})$ . The capacitors  $C_S$  and  $C_P$  form  $IM_{OUT}$  that transforms  $R_{IL}$  and  $L_{IL}$  in  $R_{opt}$  and  $L_0$  respectively.  $C_e$  combines the impedance  $jX_s$  and  $C_0$  at the operation frequency.



## **Study Case I**



#### Step 3 - Calculate the matching networks

The  $IM_{OUT}$  circuit topology was chosen because it allows to extend the operating frequency of the link when is implemented using a segmented inductor as primary in the inductive link [9]<sup>*a*</sup>.



<sup>a</sup>F. L. Cabrera, R. S. Feitoza, and F. R. de Sousa, "Extending the inductor operating frequency for optimally-coupled wireless power transfer systems", in *Microwave and Optoelectronics Conference (IMOC)*, 2015 SBMO/IEEE MTT-S International, 2015, pp. 1–5.



### **Study Case I**



#### Step 4 - Optimization process

In the available design kit the models of the passive elements do not allow automation, therefore a suboptimal optimization was made, where parametric sweeps of some circuit values were used to find the local maximums of the goal function. These sweeps were performed in a predefined order with the available variables, e.g. in post-layout optimization only  $V_{CC}$  and the offchip component values are available.





### **Study Case II**



#### Step 4- Table of the optimization goals

Name	<i>P<sub>L</sub></i> (mW)	η (%)	PAE (%)	R <sub>DC</sub> W	V <sub>max</sub> (mV)	<i>I<sub>LDC</sub></i> (mA)	R <sub>L</sub> type
Ideal	148	99,9	99,9	3,89	2017	137	Ropt
Integrated Lsh	120	86,4	86,4	4,13	1833	129	Ropt
Integrated Csh	138	97,0	97,0	4,03	2063	133	Ropt
Int. MOS W	100	84,2	74,1	4,82	1662	111	Ropt
Int. L,C and M	80	72,1	55,3	5,13	1683	104	LI+IM
Int. L,C and M Opt.	106	73,0	61,5	4,98	1886	121	LI+IM
Int. (L,C, M, Cx). Opt.	100	66,1	55,3	4,75	1629	126	LI+IM
Int. (L,C, M, Cx). Vsin Opt.	114	62,8	62,3	3,99	1476	150	LI+IM
PreLayout	100,1	63	47,3	4,55	1854	132	LI+IM
PostLayout	83,77	59,8	42,2	5,14	1706	117	LI+IM
PostLayout Opt.	116,3	60,3	46,3	4,52	1659	146	LI+IM
PostLayout Vsin	117,5	59,4	45,7	4,41	1682	150	LI+IM

## **Study Case III**



#### Step 4-Circuit values involved on the optimization process

Name	q	V <sub>CC</sub>		L <sub>SH</sub>		C <sub>SH</sub>	W		Ce	CP
		(mV)	(nH)	Q	(pF)	Q	(mm)	(pF)	Q	(pF)
Ideal	1,05	535	1,5	-	15,7	-	-	7,7	-	-
Integrated Lsh	1,05	535	1,44	17	15,7	-	-	7,7	-	-
Integrated Csh	1,05	535	1,50	-	15,9	98	-	7,7	-	-
Int. MOS W	1,05	535	1,50	-	15,7	-	2,63	7,7	-	-
Int. L,C and M	1,05	535	1,44	17	15,9	98	2,63	6,4	-	6,2
Int. L,C and M Opt.	1,10	600	1,40	17	14,6	105	2,27	6,3	185	6,2
Int. (L,C, M, Cx). Opt.	1,10	600	1,40	17	14,6	105	2,36	6,2	210	6,2
Int. (L,C, M, Cx). Vsin Opt.	1,10	600	1,40	17	14,6	105	3,87	6,2	210	6,2
PreLayout	1,10	600	1,22	15	14,8	57	4,56	6,2	210	6,2
PostLayout	1,10	600	1,22	15	14,8	57	4,56	6,2	210	6,2
PostLayout Opt.	1,10	660	1,22	15	14,8	57	4,56	6,2	210	5,8
PostLayout Vsin	1,10	660	1,22	15	14,8	57	4,56	6,2	210	5,8

# CMOS implementation - The CHIP for testing





- The PLL generates the *V<sub>AC</sub>* using an external signal as reference (Ref).
- The VCO frequency range can be configured using seven control bits by the Serial-Input Parallel-Output (SIPO) interface.
- An envelope-detector (ED) measures the output voltage and the possible response generated by backscattering on the secondary side of the IL.





# CMOS implementation - PA topology oriented to Layout



Considering the operating conditions imposed by the EPS, the PA specifications and the available technology (i.e., 180nm), a differential class-E PA with split slab inductor was proposed.



26



## On going work...



**UFSC** UNIVERSIDADE FEDERAL DE SANTA CATARINA





### Conclusions



- An analytic design methodology to find the optimum transistor width of a class-E PA was presented.
- An integrated differential class-E PA with split slab inductor was designed and simulated with good agreement between the initial values of the circuit elements (calculated), and the final values after the optimization process.

Comparison	table	of the	performance
------------	-------	--------	-------------

Ref	f	P <sub>L</sub>	PAE	Area	Tech.	R <sub>L</sub>	L <sub>DCfeed</sub>	PA	Tested
	(MHz)	(dBm)	%	(mm <sup>2</sup> )	(nm)	oms	type	class	type
2010 [10] 2016 [2] This Work 2001 [11] 2013 [12]	820 990 990 900 800	29 25,1 20,7 29,5 28	70,7 58 45,7 41 40	0,5 1,5 1,5 4 1,5	180 180 180 250 180	50 1,8 1,8 50 50	External w/o L On-chip Split L Bondwire On-chip Transformer	E D E E	Exp. Sim. Sim. Exp. Exp.

### Acknowledgment





The first author would like to thank COLCIENCIAS and the Pontificia Universidad Javeriana for the financial support. Also, the authors would like to thank the CNPq and the INCT/NAMITEC for their partial financial support and all the students of the Radio Frequency integrated circuits Group (GRF-UFSC) for the important discussions.





### **References I**



- A. Fajardo and F. Rangel de Sousa, "Ideal energy power source model and its implications on battery modeling", in *Proc. 22th IBERCHIP Workshop*, Florianopolis, Brasil. 2016, pp. 19–25.
- [2] F. Cabrera and F. Rangel de Sousa, "A 25-dbm 1-ghz power amplifier integrated in cmos 180nm for wireless power transferring", in *Integrated Circuits and Systems Design*, 2016. Proceedings, 2016.
- [3] M. Acar, A. Annema, and B. Nauta, "Analytical design equations for class-e power amplifiers", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 12, pp. 2706–2717, 2007.
- [4] N. Sokal and A. Mediano, "Redefining the optimum rf class-e switch-voltage waveform, to correct a long-used incorrect waveform", in IEEE MTT-S Int. Microwave Symp. Dig., 2013, pp. 1–3.
- [5] R. Sadeghpour and A. Nabavi, "Design procedure of quasi-class-e power amplifier for low-breakdown-voltage devices", *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 5, pp. 1416–1428, 2014.
- [6] M. Acar, A. Annema, and B. Nauta, "Generalized design equations for class-e power amplifiers with finite dc feed inductance", in 36th European Microwave Conference, 2006, pp. 1308–1311.
- [7] A. Fajardo and F. Rangel de Sousa, "Simple expression for estimating the switch peak voltage on the class-e amplifier with finite dc-feed inductance", in 2016 IEEE Latin American Symposium on Circuits and Systems (LASCAS), 2016.
- [8] B. R. W. Stratakos Anthony J. and S. R. Sanders, "High-efficiency low-voltage dc-dc conversion for portable applications.", in *Proc. Int. Workshop on Low-Power Design*, Napa, CA. 1994, pp. 21–27.





### **References II**



- [9] F. L. Cabrera, R. S. Feitoza, and F. R. de Sousa, "Extending the inductor operating frequency for optimally-coupled wireless power transfer systems", in *Microwave and Optoelectronics Conference* (*IMOC*), 2015 SBMO/IEEE MTT-S International, 2015, pp. 1–5.
- [10] J.-S. Paek and S. Hong, "A 29 dbm 70.7pwm digitized polar transmitter", Microwave and Wireless Components Letters, IEEE, vol. 20, no. 11, pp. 637–639, 2010.
- [11] C. Yoo and Q. Huang, "A common-gate switched 0.9-w class-e power amplifier with 41pae in 0.25m cmos", Solid-State Circuits, IEEE Journal of, vol. 36, no. 5, pp. 823–830, 2001.
- [12] W.-Y. Kim, H. S. Son, J. H. Kim, J. Y. Jang, I. Y. Oh, and C. S. Park, "A fully integrated triple-band cmos class-e power amplifier with a power cell resizing technique and a multi-tap transformer", *Microwave and Wireless Components Letters, IEEE*, vol. 23, no. 12, pp. 659–661, 2013.





#### Obrigado

#### E-mail: fajardoa@javeriana.edu.co Site: http://lrf.ufsc.br/

